
# Chapter 2. Machine Instructions and Programs




#### **Objectives**



- Machine instructions and program execution, including branching and subroutine call and return operations.
- Number representation and addition/subtraction in the 2's-complement system.
- Addressing methods for accessing register and memory operands.
- Assembly language for representing machine instructions, data, and programs.
- Program-controlled Input/Output operations.

# Number, Arithmetic Operations, and Characters







3 major representations:

Sign and magnitude

One's complement

Two's complement

Assumptions:


4-bit machine word

16 different values can be represented

Roughly half are positive, half are negative

### Sign and Magnitude Representation






High order bit is sign: 0 = positive (or zero), 1 = negative Three low order bits is the magnitude: 0 (000) thru 7 (111) Number range for n bits =  $\pm 1/2^{n-1}$  -1 Two representations for 0

### One's Complement Representation






- Subtraction implemented by addition & 1's complement
- Still two representations of 0! This causes some problems
- Some complexities in addition

### Two's Complement Representation



like 1's comp except shifted one position clockwise



- Only one representation for 0
- One more negative number than positive number

#### Binary, Signed-Integer Representations

В

Page 28

$b_3b_2b_1b_0$	Sign and magnitude	1's complement	2's complement
0 1 1 1	+ 7	+ 7	+ 7
0 1 1 0	+ 6	+ 6	+ 6
0 1 0 1	+ 5	+ 5	+ 5
0 1 0 0	+ 4	+ 4	+ 4
0 0 1 1	+ 3	+ 3	+ 3
0 0 1 0	+ 2	+ 2	+ 2
0001	+ 1	+ 1	+ 1
0 0 0 0	+ 0	+ 0	+ 0
1 0 0 0	- 0	- 7	- 8
1 0 0 1	- 1	- 6	- 7
1 0 1 0	- 2	- 5	- 6
1 0 1 1	- 3	- 4	- 5
1 1 0 0	- 4	- 3	- 4
1 1 0 1	- 5	- 2	- 3
1 1 1 0	- 6	- 1	- 2
1 1 1 1	- 7	- 0	- 1

Values represented

Figure 2.1. Binary, signed-integer representations.

### Addition and Subtraction – 2's Complement





	4	0100	-4	1100
	_+ 3_	0011	+ <u>(-3)</u>	1101
If carry-in to the high order bit = carry-out then ignore carry	7	0111	-7	11001
if carry-in differs from carry-out then overflow	4	0100	-4	1100
	3_	<u>1101</u>	+ 3	0011
	1	1,0001	-1	1111

Simpler addition scheme makes twos complement the most common choice for integer number systems within digital systems


### 2's-Complement Add and Subtract Operations


Page 31






# Overflow - Add two positive numbers to get a negative number or two negative numbers to get a positive number







#### **Overflow Conditions**



5	0111 0101	-7	1000 1001
_3_	0011	<u>-2</u>	1100
-8	1000	7	1 <sub> </sub> 0 1 1 1
Overflo	ow	Overflo	


	0	0	0	0	
5		0	1	0	1

No overflow


No overflow

Overflow when carry-in to the high-order bit does not equal carry out


#### Sign Extension



- Task:
  - Given w-bit signed integer x
  - Convert it to w+k-bit integer with same value
- Rule:
  - Make k copies of sign bit:








```
short int x = 15213;
int         ix = (int) x;
short int y = -15213;
int         iy = (int) y;
```

	Decimal	Hex		Binary			
X	15213	3	3B 6D			00111011	01101101
ix	15213	00 00 C	24 92	00000000	00000000	00111011	01101101
У	-15213	C	24 93			11000100	10010011
iy	-15213	FF FF C	93	11111111	11111111	11000100	10010011



- Memory consists
   of many millions of
   storage cells,
   each of which can
   store 1 bit.
- Data is usually accessed in n-bit groups. n is called word length.






Figure 2.5. Memory words.



32-bit word length example





(b) Four characters



- To retrieve information from memory, either for one word or one byte (8-bit), addresses for each location are needed.
- A k-bit address memory has 2<sup>k</sup> memory locations, namely 0 – 2<sup>k</sup>-1, called memory space.
- 24-bit memory:  $2^{24} = 16,777,216 = 16M (1M=2^{20})$
- 32-bit memory:  $2^{32} = 4G (1G=2^{30})$
- $1K(kilo)=2^{10}$
- 1T(tera)=2<sup>40</sup>



- It is impractical to assign distinct addresses to individual bit locations in the memory.
- The most practical assignment is to have successive addresses refer to successive byte locations in the memory – byteaddressable memory.
- Byte locations have addresses 0, 1, 2, ... If word length is 32 bits, they successive words are located at addresses 0, 4, 8,...

## Big-Endian and Little-Endian Assignments



Big-Endian: lower byte addresses are used for the most significant bytes of the word

Little-Endian: opposite ordering. lower byte addresses are used for the less significant bytes of the word

Word address		Byte a	ddress			Byte address			
0	0	1	2	3	0	3	2	1	0
4	4	5	6	7	4	7	6	5	4
								•	
								•	
2 <sup>k</sup> - 4	2 <sup>k</sup> - 4	2 <sup>k</sup> - 3	2 <sup>k</sup> - 2	2 <sup>k</sup> - 1	2 <sup>k</sup> - 4	2 <sup>k</sup> - 1	2 <sup>k</sup> - 2	2 <sup>k</sup> - 3	2 <sup>k</sup> - 4

(a) Big-endian assignment

(b) Little-endian assignment

Figure 2.7. Byte and word addressing.




- Address ordering of bytes
- Word alignment
  - Words are said to be aligned in memory if they begin at a byte addr. that is a multiple of the num of bytes in a word.
    - 16-bit word: word addresses: 0, 2, 4,....
    - 32-bit word: word addresses: 0, 4, 8,....
    - 64-bit word: word addresses: 0, 8,16,....
- Access numbers, characters, and character strings

#### **Memory Operation**



- Load (or Read or Fetch)
- Copy the content. The memory content doesn't change.
- Address Load
- Registers can be used
- Store (or Write)
- Overwrite the content in memory
- Address and Data Store
- Registers can be used

# Instruction and Instruction Sequencing



#### "Must-Perform" Operations



- Data transfers between the memory and the processor registers
- Arithmetic and logic operations on data
- Program sequencing and control
- I/O transfers

#### Register Transfer Notation



- Identify a location by a symbolic name standing for its hardware binary address (LOC, R0,...)
- Contents of a location are denoted by placing square brackets around the name of the location (R1←[LOC], R3 ←[R1]+[R2])
- Register Transfer Notation (RTN)

#### **Assembly Language Notation**



- Represent machine instructions and programs.
- Move LOC, R1 = R1←[LOC]
- Add R1, R2, R3 = R3  $\leftarrow$  [R1]+[R2]

#### **CPU Organization**



- Single Accumulator
  - Result usually goes to the Accumulator
  - Accumulator has to be saved to memory quite often
- General Register
  - Registers hold operands thus reduce memory traffic
  - Register bookkeeping
- Stack
  - Operands and result are always in the stack



- Three-Address Instructions
  - ADD R1, R2, R3

 $R1 \leftarrow R2 + R3$ 

- Two-Address Instructions
  - ADD R1, R2

R1 ← R1 + R2

- One-Address Instructions
  - ADD M

 $AC \leftarrow AC + M[AR]$ 

- Zero-Address Instructions
  - ADD

$$TOS \leftarrow TOS + (TOS - 1)$$

- RISC Instructions
  - Lots of registers. Memory is restricted to Load & Store





Example: Evaluate (A+B) \* (C+D)

Three-Address

```
1. ADD R1, A, B ; R1 \leftarrow M[A] + M[B]
```

2. ADD R2, C, D ; R2 
$$\leftarrow$$
 M[C] + M[D]

3. MUL X, R1, R2 ;  $M[X] \leftarrow R1 * R2$ 

Example: Evaluate (A+B) \* (C+D)

Two-Address

1. MOV R1, A

2. ADD R1, B

3. MOV R2, C

4. ADD R2, D

5. MUL R1, R2

6. MOV X, R1

; R1 ← M[A]

;  $R1 \leftarrow R1 + M[B]$ 

; R2 ← M[C]

;  $R2 \leftarrow R2 + M[D]$ 

; R1 ← R1 \* R2

; M[X] ← R1

Example: Evaluate (A+B) \* (C+D)

- One-Address
  - 1. LOAD A
  - 2. ADD B
  - 3. STORET
  - 4. LOAD C
  - 5. ADD D
  - 6. MUL T
  - 7. STOREX

- ;  $AC \leftarrow M[A]$
- ;  $AC \leftarrow AC + M[B]$
- ; M[T] ← AC
- ;  $AC \leftarrow M[C]$
- ;  $AC \leftarrow AC + M[D]$
- ;  $AC \leftarrow AC * M[T]$
- ; M[X] ← AC

Example: Evaluate (A+B) \* (C+D)

- Zero-Address
  - 1. PUSH A
  - 2. PUSH B
  - 3. ADD
  - 4. PUSH C
  - 5. PUSH D
  - 6. ADD
  - 7. MUL (C+D)\*(A+B)
  - 8. POP X

; TOS ← A

; TOS ← B

; TOS  $\leftarrow$  (A + B)

; TOS ← C

; TOS ← D

; TOS  $\leftarrow$  (C + D)

; TOS ←

 $M[X] \leftarrow TOS$ 



Example: Evaluate (A+B) \* (C+D)

#### RISC

- 1. LOAD R1, A
- 2. LOAD R2, B
- 3. LOAD R3, C
- 4. LOAD R4, D
- 5. ADD R1, R1, R2
- 6. ADD R3, R3, R4
- 7. MUL R1, R1, R3
- 8. STOREX, R1

- ; R1 ← M[A]
- ;  $R2 \leftarrow M[B]$
- ; R3 ← M[C]
- ; R4  $\leftarrow$  M[D]
- ; R1 ← R1 + R2
- ; R3 ← R3 + R4
- ; R1 ← R1 \* R3
- ; M[X] ← R1



#### **Using Registers**

- Registers are faster
- Shorter instructions
  - The number of registers is smaller (e.g. 32 registers need 5 bits)
- Potential speedup
- Minimize the frequency with which data is moved back and forth between the memory and processor registers.

## Instruction Execution and Straight-Line Sequencing









Figure 2.8. A program for  $C \leftarrow [A] + [B]$ .

#### **Branching**







#### **Branching**

Branch target

Conditional branch

LOOP

Program loop

N,R1 Move Clear R0

Determine address of "Next" number and add "Next" number to R0

Decrement R1

Branch>0 LOOP

Move R0,SUM

n

SUM

NUM1

NUM2

Ν

Figure 2.10. Using a loop to add *n* numbers.

NUM n



#### **Condition Codes**




- Condition code flags
- Condition code register / status register
- N (negative)
- Z (zero)
- V (overflow)
- C (carry)
- Different instructions affect different flags


### **Conditional Branch Instructions**



- Example:
  - A: 11110000
  - B: 00010100



### **Status Bits** $C_{n-1}$ Α В $C_n$ F S $F_{n-1}$ **Zero Check**



#### **Generating Memory Addresses**



- How to specify the address of branch target?
- Can we give the memory operand address directly in a single Add instruction in the loop?
- Use a register to hold the address of NUM1; then increment by 4 on each pass through the loop.









- AC is implied in "ADD M[AR]" in "One-Address" instr.
- TOS is implied in "ADD" in "Zero-Address" instr.
- Immediate
  - The use of a constant in "MOV R1, 5", i.e. R1 ←
     5
- Register
  - Indicate which register holds the operand

- Register Indirect
  - Indicate the register that holds the number of the register that holds the operand

MOV R1, (R2)

- Autoincrement / Autodecrement
  - Access & update in 1 instr.
- Direct Address
  - Use the given address to access a memory location






Indirect Address

 Indicate the memory location that holds the address of the memory location that holds the data


 $\overline{AR} = 101$ 100 101 102 103 104






Indexed

EA = Index Register + Relative Addr



Base Register

EA = Base Register + Relative Addr





• The different ways in which the location of an operand is specified in an instruction are referred to as addressing modes.


Name	Assem bler syn tax	Addressing function
Immediate	#V alue	Op erand = Value
Register	R <i>i</i>	EA = Ri
Absolute (Direct)	LOC	EA = LOC
Indirect	(R <i>i</i> ) (LOC)	EA = [Ri] $EA = [LOC]$
Index	X(R <i>i</i> )	EA = [Ri] + X
Base with index	(R <i>i ,</i> R <i>j</i> )	EA = [Ri] + [Rj]
Base with index and offset	X(R <i>i</i> ,R <i>j</i> )	EA = [Ri] + [Rj] + X
Relative	X(PC)	EA = [PC] + X
Autoincremen t	(R <i>i</i> )+	EA = [R <i>i</i> ]; Incremen t R <i>i</i>
Autodecrement	-(R <i>i</i> )	Decremen t R $i$ ; EA = [R $i$ ]

#### **Indexing and Arrays**



- Index mode the effective address of the operand is generated by adding a constant value to the contents of a register.
- Index register
- $X(R_i)$ :  $EA = X + [R_i]$
- The constant X may be given either as an explicit number or as a symbolic name representing a numerical value.
- If X is shorter than a word, sign-extension is needed.

#### **Indexing and Arrays**



- In general, the Index mode facilitates access to an operand whose location is defined relative to a reference point within the data structure in which the operand appears.
- Several variations:

$$(R_i, R_j)$$
:  $EA = [R_i] + [R_j]$   
  $X(R_i, R_i)$ :  $EA = X + [R_i] + [R_i]$ 

#### Relative Addressing



- Relative mode the effective address is determined by the Index mode using the program counter in place of the general-purpose register.
- X(PC) note that X is a signed number
- Branch>0 LOOP
- This location is computed by specifying it as an offset from the current value of PC.
- Branch target may be either before or after the branch instruction, the offset is given as a singed num.

#### **Additional Modes**



- Autoincrement mode the effective address of the operand is the contents of a register specified in the instruction. After accessing the operand, the contents of this register are automatically incremented to point to the next item in a list.
- (R<sub>i</sub>)+. The increment is 1 for byte-sized operands, 2 for 16-bit operands, and 4 for 32-bit operands.
- Autodecrement mode: -(R<sub>i</sub>) decrement first





Figure 2.16. The Autoincrement addressing mode used in the program of Figure 2.12.


### **Assembly Language**



#### **Types of Instructions**

Data Transfer Instructions

Name	Mnemonic
Load	LD
Store	ST
Move	MOV
Exchange	XCH
Input	IN
Output	OUT
Push	PUSH
Pop	POP



#### **Data Transfer Instructions**



Mode	Assembly	Register Transfer
Direct address	LD ADR	$AC \leftarrow M[ADR]$
Indirect address	LD @ADR	$AC \leftarrow M[M[ADR]]$
Relative address	LD \$ADR	$AC \leftarrow M[PC + ADR]$
Immediate operand	LD #NBR	AC ← NBR
Index addressing	LD ADR(X)	$AC \leftarrow M[ADR + XR]$
Register	LD R1	AC ← R1
Register indirect	LD (R1)	$AC \leftarrow M[R1]$
Autoincrement	LD (R1)+	$AC \leftarrow M[R1], R1 \leftarrow R1+1$

#### **Data Manipulation Instructions**

- Arithmetic
- Logical & Bit Manipulation
- Shift

Name	Mnemonic
Clear	CLR
Complement	COM
AND	AND
OR	OR
Exclusive-OR	XOR
Clear carry	CLRC
Set carry	SETC
Complement carry	COMC
Enable interrupt	EI
Disable interrupt	DI

Name	Mnemonic
Increment	INC
Decrement	DEC
Add	ADD
Subtract	SUB
Multiply	MUL
Divide	DIV
Add with carry	ADDC
Subtract with borrow	SUBB
NI	AIEC

Name	Mnemonic
Logical shift right	SHR
Logical shift left	SHL
Arithmetic shift right	SHRA
Arithmetic shift left	SHLA
Rotate right	ROR
Rotate left	ROL
Rotate right through carry	RORC
Rotate left through carry	ROLC


#### **Program Control Instructions**



Name	Mnemonic
Branch	BR
Jump	JMP
Skip	SKP
Call	CALL
Return	RET
Compare (Subtract)	CMP
Test (AND)	TST

Subtract A – B but don't store the result

10110001




### **Conditional Branch Instructions**



Mnemonic	Branch Condition	<b>Tested Condition</b>
BZ	Branch if zero	Z = 1
BNZ	Branch if not zero	Z = 0
BC	Branch if carry	C = 1
BNC	Branch if no carry	C = 0
BP	Branch if plus	S = 0
BM	Branch if minus	S = 1
BV	Branch if overflow	V = 1
BNV	Branch if no overflow	V = 0

# Basic Input/Output Operations



#### 1/0



- The data on which the instructions operate are not necessarily already stored in memory.
- Data need to be transferred between processor and outside world (disk, keyboard, etc.)
- I/O operations are essential, the way they are performed can have a significant effect on the performance of the computer.



- Read in character input from a keyboard and produce character output on a display screen.
- Rate of data transfer (keyboard, display, processor)
- Difference in speed between processor and I/O device creates the need for mechanisms to synchronize the transfer of data.
- A solution: on output, the processor sends the first character and then waits for a signal from the display that the character has been received. It then sends the second character. Input is sent from the keyboard in a similar way.



- Registers
- Flags
- Device interface



 Machine instructions that can check the state of the status flags and transfer data: READWAIT Branch to READWAIT if SIN = 0 Input from DATAIN to R1

WRITEWAIT Branch to WRITEWAIT if SOUT = 0
Output from R1 to DATAOUT




 Memory-Mapped I/O – some memory address values are used to refer to peripheral device buffer registers. No special instructions are needed. Also use device status registers.

READWAIT Testbit #3, INSTATUS
Branch=0 READWAIT
MoveByte DATAIN, R1



- Assumption the initial state of SIN is 0 and the initial state of SOUT is 1.
- Any drawback of this mechanism in terms of efficiency?
  - Two wait loops > processor execution time is wasted
- Alternate solution?
  - Interrupt

### **Stacks**



#### **Home Work**



 For each Addressing modes mentioned before, state one example for each addressing mode stating the specific benefit for using such addressing mode for such an application.


**Current** Top of Stack LIFO **TOS** 0 Last In First Out 2 3 5 SP 6 **EMPTY FULL** 8


**Stack Bottom** 

9

10

Stack






- Memory Stack
  - PUSH

$$SP \leftarrow SP - 1$$
  
M[SP]  $\leftarrow$  DR

POP

$$DR \leftarrow M[SP]$$
  
 $SP \leftarrow SP + 1$ 



### **Reverse Polish Notation**



Infix Notation

$$A + B$$

Prefix or Polish Notation

$$+AB$$

Postfix or Reverse Polish Notation (RPN)


$$AB+$$

$$A * B + C * D$$
  $\longrightarrow$   $A B * C D * +$ 

#### **Reverse Polish Notation**



Example



### **Reverse Polish Notation**



Stack Operation

$$(3)(4)*(5)(6)*+$$

PUSH 3

PUSH 4


**MULT** 

PUSH 5


PUSH 6

**MULT** 

**ADD** 




# Additional Instructions








 Logical shift – shifting left (LShiftL) and shifting right (LShiftR)



### **Arithmetic Shifts**





#### Rotate






Figure 2.32. Rotate instructions.

### **Multiplication and Division**



- Not very popular (especially division)
- Multiply  $R_i$ ,  $R_j$  $R_j \leftarrow [R_i] \times [R_j]$
- 2n-bit product case: high-order half in R(j+1)
- Divide R<sub>i</sub>, R<sub>j</sub>
   R<sub>j</sub> ← [R<sub>i</sub>] / [R<sub>j</sub>]
   Quotient is in R<sub>j</sub>, remainder may be placed in R(j+1)





- Assembly language program needs to be converted into machine instructions. (ADD = 0100 in ARM instruction set)
- In the previous section, an assumption was made that all instructions are one word in length.
- OP code: the type of operation to be performed and the type of operands used may be specified using an encoded binary pattern
- Suppose 32-bit word length, 8-bit OP code (how many instructions can we have?), 16 registers in total (how many bits?), 3-bit addressing mode indicator.
- Add R1, R2
- Move 24(R0), R5
- LshiftR #2, R0
- Move #\$3A, R1
- Branch>0 LOOP



(a) One-word instruction



- What happens if we want to specify a memory operand using the Absolute addressing mode?
- Move R2, LOC
- 14-bit for LOC insufficient
- Solution use two words



(b) Two-word instruction



- Then what if an instruction in which two operands can be specified using the Absolute addressing mode?
- Move LOC1, LOC2
- Solution use two additional words
- This approach results in instructions of variable length. Complex instructions can be implemented, closely resembling operations in high-level programming languages – Complex Instruction Set Computer (CISC)



- If we insist that all instructions must fit into a single 32-bit word, it is not possible to provide a 32-bit address or a 32-bit immediate operand within the instruction.
- It is still possible to define a highly functional instruction set, which makes extensive use of the processor registers.
- Add R1, R2 ---- yes
- Add LOC, R2 ---- no
- Add (R3), R2 ---- yes