## Chapter 2. Machine Instructions and Programs

## Objectives

- Machine instructions and program execution, including branching and subroutine call and return operations.
- Number representation and addition/subtraction in the 2's-complement system.
- Addressing methods for accessing register and memory operands.
- Assembly language for representing machine instructions, data, and programs.
- Program-controlled Input/Output operations.


## Number, Arithmetic Operations, and Characters

## Signed Integer

- 3 major representations:

Sign and magnitude
One's complement
Two's complement

- Assumptions:

4-bit machine word
16 different values can be represented
Roughly half are positive, half are negative

## Sign and Magnitude Representation



High order bit is sign: $0=$ positive (or zero), $1=$ negative Three low order bits is the magnitude: 0 (000) thru 7 (111) Number range for $n$ bits $=+/-2^{n-1}-1$
Two representations for 0

## One's Complement Representation



- Subtraction implemented by addition \& 1's complement
- Still two representations of 0! This causes some problems
- Some complexities in addition


## Two's Complement Representation



- Only one representation for 0
- One more negative number than positive number


# Binary, Signed-Integer Representations 

Page 28

B
Values represented

Sign and

| $b_{3}$ | $b_{2}$ | $b_{1} b_{0}$ | Sign and <br> magnitude | 1's complement | 2's complement |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | +7 | +7 |
| 0 | 1 | 1 | 0 | +6 | +6 |
| 0 | 1 | 0 | 1 | +5 | +5 |
| 0 | 1 | 0 | 0 | +4 | +4 |
| 0 | 0 | 1 | 1 | +3 | +3 |
| 0 | 0 | 1 | 0 | +2 | +2 |
| 0 | 0 | 0 | 1 | +1 | +1 |
| 0 | 0 | 0 | 0 | +0 | +0 |
| 1 | 0 | 0 | 0 | -0 | -7 |
| 1 | 0 | 0 | 1 | -1 | -6 |
| 1 | 0 | 1 | 0 | -2 | -5 |
| 1 | 0 | 1 | 1 | -3 | -4 |
| 1 | 1 | 0 | 0 | -4 | -3 |
| 1 | 1 | 0 | 1 | -5 | -2 |
| 1 | 1 | 1 | 0 | -6 | -1 |
| 1 | 1 | 1 | 1 | -7 | -0 |

Figure 2.1. Binary, signed-integer representations.

## Addition and Subtraction - 2's Complement

If carry-in to the high order bit =
carry-out then ignore carry
if carry-in differs from carry-out then overflow

| 4 | 0100 | -4 | 1100 |
| :---: | :---: | :---: | :---: |
| $\underline{+3}$ | 0011 | +(-3) | 1101 |
| 7 | 0111 | -7 | 11001 |
| 4 | 0100 | -4 | 1100 |
| -3 | 1101 | +3 | 0011 |
| 1 | 10001 | -1 | 1111 |

Simpler addition scheme makes twos complement the most common choice for integer number systems within digital systems

## 2's-Complement Add and Subtract Operations



Figure 2.4. 2's-complement Add and Subtract operations.

## Overflow - Add two positive numbers to get a negative number or two negative numbers to get a positive number


$5+3=-8$


## Overflow Conditions

| 5 | $\begin{array}{r} 0111 \\ 0101 \end{array}$ | -7 | $\begin{array}{r} 1000 \\ 1001 \end{array}$ |
| :---: | :---: | :---: | :---: |
| 3 | 0011 | $\underline{-2}$ | 1100 |
| -8 | 1000 | 7 | 10111 |
| Ove |  | Ove |  |
| 5 | $\begin{array}{rl} 0 & 0 \\ 0 & 0 \\ 0 & 101 \end{array}$ | -3 | $\begin{array}{r} 1111 \\ 1101 \end{array}$ |
| 2 | 0010 | -5 | 1011 |
| 7 | 0111 | -8 | 11000 |
| No overflow |  | No overflow |  |

Overflow when carry-in to the high-order bit does not equal carry out

## Sign Extension

- Task:
- Given w-bit signed integer $x$
- Convert it to $w+k$-bit integer with same value
- Rule:
- Make $k$ copies of sign bit:
- $\boldsymbol{X}^{\prime}=\boldsymbol{X}_{w-1}, \ldots, \boldsymbol{X}_{w-1}, \boldsymbol{X}_{w-1}, \boldsymbol{X}_{w-2}, \ldots, \boldsymbol{x}_{0}$



## Sign Extension Example

```
short int x = 15213;
int ix = (int) x;
short int y = -15213;
int iy = (int) y;
```

|  | Decimal | Hex |  |  | Binary |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | 15213 |  |  | 3B 6D |  |  | 00111011 | 01101101 |
| ix | 15213 | 000 | 0 C | C4 92 | 00000000 | 00000000 | 00111011 | 01101101 |
| Y | -15213 |  |  | C4 93 |  |  | 11000100 | 10010011 |
| iy | -15213 | FF F | F C | C4 93 | 11111111 | 11111111 | 11000100 | 10010011 |

## Memory Locations, Addresses, and Operations

# Memory Location, Addresses, and Operation 

- Memory consists of many millions of storage cells, each of which can store 1 bit.
- Data is usually accessed in $n$-bit groups. $n$ is called word length.


Figure 2.5. Memory words.

# Memory Location, Addresses, and Operation 

- 32-bit word length example

32 bits


| $b_{31}$ | $b_{30}$ | $\bullet \bullet \bullet$ | $b_{1}$ | $b_{0}$ |
| :--- | :--- | :--- | :--- | :--- |

4
Sign bit: $b_{31}=0$ for positive numbers
$b_{31}=1$ for negative numbers
(a) A signed integer

| 8 bits | 8 bits | 8 bits | 8 bits |
| :---: | :---: | :---: | :---: |
|  |  | - |  |
| ASCII character | ASCII character | ASCII character | ASCII character |
| (b) Four characters |  |  |  |

## Memory Location, Addresses, and Operation

- To retrieve information from memory, either for one word or one byte (8-bit), addresses for each location are needed.
- A $k$-bit address memory has $2^{k}$ memory locations, namely $0-2^{k}-1$, called memory space.
- 24-bit memory: $2^{24}=16,777,216=16 \mathrm{M}\left(1 \mathrm{M}=2^{20}\right)$
- 32-bit memory: $2^{32}=4 \mathrm{G}\left(1 \mathrm{G}=2^{30}\right)$
- $1 \mathrm{~K}($ kilo $)=2^{10}$
- $1 \mathrm{~T}($ tera $)=2^{40}$


# Memory Location, Addresses, and Operation 

- It is impractical to assign distinct addresses to individual bit locations in the memory.
- The most practical assignment is to have successive addresses refer to successive byte locations in the memory - byteaddressable memory.
- Byte locations have addresses $0,1,2, \ldots$ If word length is 32 bits, they successive words are located at addresses $0,4,8, \ldots$


## Big-Endian and Little-Endian Assignments

Big-Endian: lower byte addresses are used for the most significant bytes of the word Little-Endian: opposite ordering. lower byte addresses are used for the less significant bytes of the word

Word
address
Byte address

| 0 | 0 | 1 | 2 | 3 |
| :---: | :---: | :---: | :---: | :---: |
| 4 | 4 | 5 | 6 | 7 |
|  |  |  |  |  |
| $2^{k}-4$ | $2^{k}-4$ | $2^{k}-3$ | $2^{k}-2$ | $2^{k}-1$ |

(a) Big-endian assignment

Byte address

| 0 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: |
|  | 4 | 7 | 6 | 5 |

(b) Little-endian assignment

Figure 2.7. Byte and word addressing.

# Memory Location, Addresses, and Operation 

- Address ordering of bytes
- Word alignment
- Words are said to be aligned in memory if they begin at a byte addr. that is a multiple of the num of bytes in a word.
- 16-bit word: word addresses: $0,2,4, \ldots$.
- 32-bit word: word addresses: $0,4,8, \ldots$.
- 64-bit word: word addresses: $0,8,16, \ldots$.
- Access numbers, characters, and character strings


## Memory Operation

- Load (or Read or Fetch)
> Copy the content. The memory content doesn't change.
> Address - Load
> Registers can be used
- Store (or Write)
> Overwrite the content in memory
> Address and Data - Store
> Registers can be used


## Instruction and Instruction Sequencing

## "Must-Perform" Operations

- Data transfers between the memory and the processor registers
- Arithmetic and logic operations on data
- Program sequencing and control
- I/O transfers


## Register Transfer Notation

- Identify a location by a symbolic name standing for its hardware binary address (LOC, R0, ...)
- Contents of a location are denoted by placing square brackets around the name of the location (R1 $\leftarrow[L O C], R 3 \leftarrow[R 1]+[R 2])$
- Register Transfer Notation (RTN)


## Assembly Language Notation

- Represent machine instructions and programs.
- Move LOC, R1 = R1 $\leftarrow[L O C]$
- Add R1, R2, R3 = R3 $\leftarrow[R 1]+[R 2]$


## CPU Organization

- Single Accumulator
- Result usually goes to the Accumulator
- Accumulator has to be saved to memory quite often
- General Register
- Registers hold operands thus reduce memory traffic
- Register bookkeeping
- Stack
- Operands and result are always in the stack


## Instruction Formats

- Three-Address Instructions

$$
\text { - ADD R1, R2, R3 } \quad \mathrm{R} 1 \leftarrow \mathrm{R} 2+\mathrm{R} 3
$$

- Two-Address Instructions
- ADD R1, R2
$\mathrm{R} 1 \leftarrow \mathrm{R} 1+\mathrm{R} 2$
- One-Address Instructions
- ADD M
$A C \leftarrow A C+M[A R]$
- Zero-Address Instructions
- ADD

$$
\text { TOS } \leftarrow T O S+(T O S-1)
$$

- RISC Instructions
- Lots of registers. Memory is restricted to Load \& Store



## Instruction Formats

## Example: Evaluate $(\mathrm{A}+\mathrm{B})$ * (C+D)

- Three-Address

1. ADD R1, A, B $\quad ; R 1 \leftarrow M[A]+M[B]$
2. ADD R2, C, D
; $\mathrm{R} 2 \leftarrow \mathrm{M}[\mathrm{C}]+\mathrm{M}[\mathrm{D}]$
3. MUL X,R1,R2
; $M[\mathrm{X}] \leftarrow \mathrm{R} 1$ * R2

## Instruction Formats

## Example: Evaluate $(\mathrm{A}+\mathrm{B}) *(\mathrm{C}+\mathrm{D})$

- Two-Address

1. MOV R1, A
2. ADD R1, B
3. MOV R2, C
4. ADD R2, D
5. MUL R1, R2
6. MOV X, R1
; R1 $\leftarrow \mathrm{M}[\mathrm{A}]$
; R1 $\leftarrow \mathrm{R} 1+\mathrm{M}[\mathrm{B}]$
; $\mathrm{R} 2 \leftarrow \mathrm{M}[\mathrm{C}]$
; R2 $\leftarrow R 2+M[D]$
; $\mathrm{R} 1 \leftarrow \mathrm{R} 1 * \mathrm{R} 2$
; $\mathrm{M}[\mathrm{X}] \leftarrow \mathrm{R} 1$

## Instruction Formats

## Example: Evaluate $(\mathrm{A}+\mathrm{B}) *(\mathrm{C}+\mathrm{D})$

- One-Address

1. LOAD A
2. ADD B
3. STORET
4. LOAD C
5. ADD D
6. MUL T
7. STOREX
; $\mathrm{AC} \leftarrow \mathrm{M}[\mathrm{A}]$
$; A C \leftarrow A C+M[B]$
; $\mathrm{M}[\mathrm{T}] \leftarrow \mathrm{AC}$
; $A C \leftarrow M[C]$
$; A C \leftarrow A C+M[D]$
$; A C \leftarrow A C * M[T]$
; $\mathrm{M}[\mathrm{X}] \leftarrow \mathrm{AC}$

## Instruction Formats

## Example: Evaluate $(\mathrm{A}+\mathrm{B}) *(\mathrm{C}+\mathrm{D})$

- Zero-Address

1. PUSH A
2. PUSH B
3. ADD
4. PUSH C
5. PUSH D
6. ADD
7. MUL
$(C+D) *(A+B)$
8. POP X
; TOS $\leftarrow \mathrm{A}$
; TOS $\leftarrow B$
; TOS $\leftarrow(A+B)$
; TOS $\leftarrow \mathrm{C}$
; TOS $\leftarrow$ D
; TOS $\leftarrow(C+D)$
; TOS $\leftarrow$
; $\mathrm{M}[\mathrm{X}] \leftarrow \mathrm{TOS}$

## Instruction Formats

Example: Evaluate $(\mathrm{A}+\mathrm{B}) *(\mathrm{C}+\mathrm{D})$
RISC

1. LOAD R1, A
2. LOAD R2, B
3. LOAD R3, C
4. LOAD R4, D
5. ADD R1, R1, R2
6. ADD R3, R3, R4
7. MUL R1, R1, R3
8. STOREX, R1
; R1 $\leftarrow M[A]$
; $R 2 \leftarrow M[B]$
; R3 $\leftarrow M[C]$
; $\mathrm{R} 4 \leftarrow \mathrm{M}[\mathrm{D}]$
; R1 $\leftarrow \mathrm{R} 1+\mathrm{R} 2$
; R3 $\leftarrow \mathrm{R} 3+\mathrm{R} 4$
; $\mathrm{R} 1 \leftarrow \mathrm{R} 1 * \mathrm{R} 3$
; $\mathrm{M}[\mathrm{X}] \leftarrow \mathrm{R} 1$

## Using Registers

- Registers are faster
- Shorter instructions
- The number of registers is smaller (e.g. 32 registers need 5 bits)
- Potential speedup
- Minimize the frequency with which data is moved back and forth between the memory and processor registers.


## Instruction Execution and Straight-Line Sequencing



Figure 2.8. A program for $\mathrm{C} \leftarrow[\mathrm{A}]+[\mathrm{B}]$.

## Branching

| $i$$i+4$ | Move | NUM1,R0 |
| :---: | :---: | :---: |
|  | Add | NUM2,R0 |
| $i+8$ | Add | NUM3,R0 |
|  |  |  |
| $i+4 n-4$ | Add | NUM $n$,RO |
| $i+4 n$ | Move | RO,SUM |
|  |  |  |
|  |  |  |
| SUM |  |  |
| NUM1 |  |  |
| NUM2 |  |  |
|  |  | $\bullet$ |
| NUM $n$ |  |  |



Figure 2.9. A straight-line program for adding $n$ numbers.

## Branching

Branch target

Conditional branch

Figure 2.10. Using a loop to add $n$ numbers.


## Condition Codes

- Condition code flags
- Condition code register / status register
- N (negative)
- Z (zero)
- V (overflow)
- C (carry)
- Different instructions affect different flags


## Conditional Branch Instructions

- Example:

$$
\text { - A: } 111110000
$$

## Status Bits



Addressing Modes

## Generating Memory Addresses

- How to specify the address of branch target?
- Can we give the memory operand address directly in a single Add instruction in the loop?
- Use a register to hold the address of NUM1; then increment by 4 on each pass through the loop.


## Addressing Modes

- Implied

- AC is implied in "ADD M[AR]" in "One-Address" instr.
- TOS is implied in "ADD" in "Zero-Address" instr.
- Immediate
- The use of a constant in "MOV R1, 5", i.e. R1 $\leftarrow$ 5
- Register
- Indicate which register holds the operand


## Addressing Modes

- Register Indirect
- Indicate the register that holds the number of the register that holds the operand MOV R1, (R2)
- Autoincrement / Autodecrement
- Access \& update in 1 instr.

- Direct Address
- Use the given address to access a memory location


## Addressing Modes

- Indirect Address
- Indicate the memory location that holds the address of the memory location that holds the data



## Addressing Modes

- Relative Address
- $E A=P C+$ Relative Addr



## Addressing Modes

- Indexed
- $E A=$ Index Register + Relative Addr



## Addressing Modes

- Base Register
- $E A=$ Base Register + Relative Addr



## Addressing Modes

- The different ways in which the location of an operand is specified in an instruction are referred to as addressing modes.

| Name | Assem bler syn tax | Addressing function |
| :---: | :---: | :---: |
| Immediate | \#V alue | Op erand = Value |
| Register | R i | $E A=R i$ |
| Absolute (Direct) | LOC | $E A=L O C$ |
| Indirect | (Ri) | $E A=[R i]$ |
|  | (LOC) | $E A=[L O C]$ |
| Index | $\mathrm{X}(\mathrm{R} i)$ | $E A=[R i]+X$ |
| Base with index | (Ri,Rj) | $E A=[R i]+[R j]$ |
| Base with index and offset | X(R i, R $j$ ) | $E A=[R i]+[R j]+X$ |
| Relative | X(PC) | $E A=[P C]+X$ |
| Autoincremen t | (Ri)+ | $E A=[R i] ;$ <br> Incremen t R i |
| Autodecrement | -(Ri) | Decrement Ri; $E A=[R i]$ |

## Indexing and Arrays

- Index mode - the effective address of the operand is generated by adding a constant value to the contents of a register.
- Index register
- $X\left(R_{i}\right): E A=X+\left[R_{i}\right]$
- The constant $X$ may be given either as an explicit number or as a symbolic name representing a numerical value.
- If $X$ is shorter than a word, sign-extension is needed.


## Indexing and Arrays

- In general, the Index mode facilitates access to an operand whose location is defined relative to a reference point within the data structure in which the operand appears.
- Several variations:
$\left(\mathrm{R}_{\mathrm{i}}, \mathrm{R}_{\mathrm{j}}\right): \mathrm{EA}=\left[\mathrm{R}_{\mathrm{i}}\right]+\left[\mathrm{R}_{\mathrm{j}}\right]$
$X\left(R_{i}, R_{j}\right): E A=X+\left[R_{i}\right]+\left[R_{j}\right]$


## Relative Addressing

- Relative mode - the effective address is determined by the Index mode using the program counter in place of the general-purpose register.
- $X(P C)$ - note that $X$ is a signed number
- Branch>0 LOOP
- This location is computed by specifying it as an offset from the current value of PC.
- Branch target may be either before or after the branch instruction, the offset is given as a singed num.


## Additional Modes

- Autoincrement mode - the effective address of the operand is the contents of a register specified in the instruction. After accessing the operand, the contents of this register are automatically incremented to point to the next item in a list.
- $\left(R_{i}\right)+$. The increment is 1 for byte-sized operands, 2 for 16-bit operands, and 4 for 32-bit operands.
- Autodecrement mode: - $\left(\mathrm{R}_{\mathrm{i}}\right)$ - decrement first


Figure 2.16. The Autoincrement addressing mode used in the program of Figure 2.12.

Assembly Language

## Types of Instructions

- Data Transfer Instructions

| Name | Mnemonic |
| :---: | :---: |
| Load | LD |
| Store | ST |
| Move | MOV |
| Exchange | XCH |
| Input | IN |
| Output | OUT |
| Push | PUSH |
| Pop | POP |

Data value is not modified

## Data Transfer Instructions

| Mode | Assembly | Register Transfer |
| :--- | :--- | :--- |
| Direct address | LD ADR | $A C \leftarrow M A D R]$ |
| Indirect address | LD @ADR | $A C \leftarrow M M A D R]]$ |
| Relative address | LD $\$$ ADR | $A C \leftarrow M P C+A D R]$ |
| Immediate operand | LD \#NBR | $A C \leftarrow$ NBR |
| Index addressing | LD ADR $(\mathrm{X})$ | $A C \leftarrow M A D R+X R]$ |
| Register | LD $\quad$ R1 | $A C \leftarrow R 1$ |
| Register indirect | LD $(R 1)$ | $A C \leftarrow M R 1]$ |
| Autoincrement | LD $\quad(R 1)+$ | $A C \leftarrow M R 1], R 1 \leftarrow R 1+1$ |

## Data Manipulation Instructions

- Arithmetic
- Logical \& Bit Manipulation
- Shift

| Name | Mnemonic |
| :---: | :---: |
| Clear | CLR |
| Complement | COM |
| AND | AND |
| OR | OR |
| Exclusive-OR | XOR |
| Clear carry | CLRC |
| Set carry | SETC |
| Complement carry | COMC |
| Enable interrupt | EI |
| Disable interrupt | DI |


| pulation | Name |  | Mnemonic |
| :---: | :---: | :---: | :---: |
|  | Increment |  | INC |
|  | Decrement |  | DEC |
|  | Add |  | ADD |
|  | Subtract |  | SUB |
|  | Multiply |  | MUL |
|  | Divide |  | DIV |
|  | Add with carry |  | ADDC |
|  | Subtract with borrow |  | SUBB |
| Name M Mnemo |  |  | onic |
| Logical shift right |  | SHP |  |
| Logical shift left |  | SHL |  |
| Arithmetic shift right |  | SHR |  |
| Arithmetic shift left |  | SHL |  |
| Rotate right |  | ROP |  |
| Rotate left |  | ROL |  |
| Rotate right through carry |  | ROR |  |
| Rotate left through carry |  | ROL |  |

## Program Control Instructions

| Name | Mnemonic |
| :---: | :---: |
| Branch | BR |
| Jump | JMP |
| Skip | SKP |
| Call | CALL |
| Return | RET |
| Compare <br> (Subtract) | CMP |
| Test (AND) | TST |

> Subtract A - B but don't store the result

Mask
0000000

# Conditional Branch Instructions 

| Mnemonic | Branch Condition | Tested Condition |
| :---: | :---: | :---: |
| $B Z$ | Branch if zero | $Z=1$ |
| $B N Z$ | Branch if not zero | $Z=0$ |
| $B C$ | Branch if carry | $C=1$ |
| $B N C$ | Branch if no carry | $C=0$ |
| $B P$ | Branch if plus | $S=0$ |
| $B M$ | Branch if minus | $S=1$ |
| $B V$ | Branch if overflow | $V=1$ |
| $B N V$ | Branch if no overflow | $V=0$ |

## Basic Input/Output Operations

## I/O

- The data on which the instructions operate are not necessarily already stored in memory.
- Data need to be transferred between processor and outside world (disk, keyboard, etc.)
- I/O operations are essential, the way they are performed can have a significant effect on the performance of the computer.


## Program-Controlled I/O Example

- Read in character input from a keyboard and produce character output on a display screen.
> Rate of data transfer (keyboard, display, processor)
> Difference in speed between processor and I/O device creates the need for mechanisms to synchronize the transfer of data.
> A solution: on output, the processor sends the first character and then waits for a signal from the display that the character has been received. It then sends the second character. Input is sent from the keyboard in a similar way.


## Program-Controlled I/O Example

- Registers
- Flags
- Device interface


## Program-Controlled I/O Example

- Machine instructions that can check the state of the status flags and transfer data: READWAIT Branch to READWAIT if SIN $=0$ Input from DATAIN to R1

WRITEWAIT Branch to WRITEWAIT if SOUT $=0$ Output from R1 to DATAOUT

## Program-Controlled I/O Example

- Memory-Mapped I/O - some memory address values are used to refer to peripheral device buffer registers. No special instructions are needed. Also use device status registers.

READWAIT Testbit \#3, INSTATUS
Branch=0 READWAIT
MoveByte DATAIN, R1

## Program-Controlled I/O Example

- Assumption - the initial state of SIN is 0 and the initial state of SOUT is 1 .
- Any drawback of this mechanism in terms of efficiency?
- Two wait loops $\rightarrow$ processor execution time is wasted
- Alternate solution?
- Interrupt


## Stacks

## Home Work

- For each Addressing modes mentioned before, state one example for each addressing mode stating the specific benefit for using such addressing mode for such an application.


## Stack Organization

## - LIFO

Last In First Out


## Stack Organization

- PUSH SP $\leftarrow \mathrm{SP}-1$ $\mathrm{M}[\mathrm{SP}] \leftarrow \mathrm{DR}$ If $(\mathrm{SP}=0)$ then $(\mathrm{FULL} \leftarrow 1)$ EMPTY $\leftarrow 0$



## Stack Organization

- POP
$D R \leftarrow M[S P]$
$S P \leftarrow S P+1$
If $(\mathrm{SP}=11)$ then $(\mathrm{EMPTY} \leftarrow 1)$
FULL $\leftarrow 0$



## Stack Organization

- Memory Stack
- PUSH
$S P \leftarrow S P-1$
$\mathrm{M}[\mathrm{SP}] \leftarrow \mathrm{DR}$
- POP
$\mathrm{DR} \leftarrow \mathrm{M}[\mathrm{SP}]$
$S P \leftarrow S P+1$



## Reverse Polish Notation

- Infix Notation
$A+B$
- Prefix or Polish Notation
$+A B$
- Postfix or Reverse Polish Notation (RPN) AB+

$$
A * B+C * D \stackrel{\mathrm{RPN}}{\Longrightarrow} A B * C D *+
$$

(2) (4) * (3) (3) *+
(8) (3) (3) * +
(8) (9) +

17

## Reverse Polish Notation

- Example



## Reverse Polish Notation

- Stack Operation
(3) (4) * (5) (6) * + PUSH 3

PUSH 4
MULT
PUSH 5
PUSH 6
MULT
ADD

## Additional Instructions

## Logical Shifts

- Logical shift - shifting left (LShiftL) and shifting right (LShiftR)



## Arithmetic Shifts


(c) Ar ithmetic shift right

AShiftR \#2,RO

## Rotate



Figure 2.32. Rotate instructions.

## Multiplication and Division

- Not very popular (especially division)
- Multiply $\mathrm{R}_{\mathrm{i}}, \mathrm{R}_{\mathrm{i}}$ $R_{j} \leftarrow\left[R_{i}\right] \times\left[R_{j}\right]$
- $2 n$-bit product case: high-order half in $\mathrm{R}(\mathrm{j}+1)$
- Divide $\mathrm{R}_{\mathrm{i}}, \mathrm{R}_{\mathrm{j}}$
$R_{j} \leftarrow\left[R_{i}\right] /\left[R_{j}\right]$
Quotient is in Rj , remainder may be placed in $\mathrm{R}(\mathrm{j}+1)$


## Encoding of Machine Instructions

## Encoding of Machine Instructions

- Assembly language program needs to be converted into machine instructions. (ADD $=0100$ in ARM instruction set)
- In the previous section, an assumption was made that all instructions are one word in length.
- OP code: the type of operation to be performed and the type of operands used may be specified using an encoded binary pattern
- Suppose 32-bit word length, 8-bit OP code (how many instructions can we have?), 16 registers in total (how many bits?), 3-bit addressing mode indicator.
- Add R1, R2
- Move 24(R0), R5
- LshiftR \#2, R0
- Move \#\$3A, R1
- Branch>0 LOOP

| OP code | Source | Dest | Other info |
| :---: | :---: | :---: | :---: |

(a) One-word instruction

## Encoding of Machine Instructions

- What happens if we want to specify a memory operand using the Absolute addressing mode?
- Move R2, LOC
- 14-bit for LOC - insufficient
- Solution - use two words

(b) Two-word instruction


## Encoding of Machine Instructions

- Then what if an instruction in which two operands can be specified using the Absolute addressing mode?
- Move LOC1, LOC2
- Solution - use two additional words
- This approach results in instructions of variable length. Complex instructions can be implemented, closely resembling operations in high-level programming languages - Complex Instruction Set Computer (CISC)


## Encoding of Machine Instructions

- If we insist that all instructions must fit into a single 32-bit word, it is not possible to provide a 32-bit address or a 32-bit immediate operand within the instruction.
- It is still possible to define a highly functional instruction set, which makes extensive use of the processor registers.
- Add R1, R2 ----- yes
- Add LOC, R2 ----- no
- Add (R3), R2 ----- yes

